# Intel's Core 2 family - TOCK lines The Skylake line

# Dezső Sima

Vers. 3.1

October 2018

# Contents

- 1. Introduction
- 2. The Core 2 line
- 3. The Nehalem line
- 4. The Sandy Bridge line
- 5. The Haswell line
- 🛀 6. The Skylake line
- 7. The Kaby Lake line
- 8. The Kaby Lake Refresh line
- 9. The Coffee Lake line
- 10. The Cannon Lake line (outlook)

# 6. The Skylake line

- 6.1 Introduction to the Skylake line
- 6.2 Major enhancements of the Skylake line vs. the Broadwell line
- 6.3 Major innovations of the Skylake line
- 6.4 Skylake based processor lines

Only Sections 6.1 to 6.3 will be discussed.

# 6.1 Introduction to the Skylake line

#### 6.1 Introduction to the Skylake line


- The Skylake line is built on 14 nm technology.
- Announced: 08/2015
- Available: 10/2015

Skylake processors are termed also as the 6. gen. Intel Core processors, as indicated below.


### The Skylake line -1

1. gen.				2. gen.	3. gen.	4. gen.	5. gen.		
Core 2 New Microarch. 65 nm	Penryn New Process 45 nm	Nehalem New Microarch. 45 nm	West- mere New Process 32 nm	Sandy Bridge <sup>New</sup> Microarch. 32 nm	Ivy Bridge <sup>New</sup> Process 22 nm	Haswell New Microarchi. 22 nm	Broad- well New Process 14 nm		
тоск	ТІСК	тоск	ТІСК	тоск	ТІСК	тоск	ТІСК		
(2006)	(2007)	(2008)	(2010)	(2011)	(2012)	(2013)	(2014)		
6. gen.	7. gen.	8. gen. <sup>1</sup> 9. gen.		fou	r processor line	8th generation encompasses les, as follows:			
Skylake	Kaby Lake	Kaby Lake I KL G-series		• • •	•	ith AMD Vega graphics			
New Microarch.	New Microarch.	Coffee Lake	New Mocroarc	• 1	Coffee Lake (al .0 nm Cannon	-			
14 nm	14 nm	14/10 nm							
тоск	тоск	тоск	тоск						
(2015)	(2016)	(2017/18)	(2018)						

#### The Skylake line -2 (based on [3]




#### The Skylake line -3 (based on [3])



#### Performance improvements provided by the Skylake line


According to sources quoting Intel's statements [206] on average, Skylake has 10% better performance, 30% better graphics performance.

#### Single thread IPC in Intel's basic architectures (Based on [195])



Note that Intel raised IPC in the Core family only less then 2-times in about 10 years.

#### **Skylake-based processor lines**



#### The Skylake (6<sup>th</sup> Gen) mobile and desktop lines - Overview

#### Mobiles (SoC designs)

4.5 W Core M-line (Y-line) (BGA1515)

Core m7-6Y7x, 2C+HD 515, HT, 10/2015 Core m5-6Y5x, 2C+HD 515, HT, 10/2015 Core m3-6Y3x, 2C+HD 515, HT, 10/2015

#### 15 W U-line (SoC, BGA1356)

Core i7-66x0U/65x0U, 2C+HD 515, HT, 10/2015 Core i5-63x0U/62x0U, 2C+HD 515, HT, 10/2015 Core i3-6100U, 2C+HD 515, HT, 10/2015

28 W U-line (SoC, BGA1356)

Core i7-65x7U, 2C+HD 550, HT, 10/2015 Core i5-62x7U, 2C+HD 550, HT, 10/2015 Core i3-61x7U, 2C+HD 550, HT, 10/2015

#### 45 W HQ/H-lines (BGA1440)

Core i7-6920HQ/6820HQ/6700HQ, 4C+HD 530, HT, 10/2015Core i5-6440HQ/6300HQ,4C+HD 530, HT, 10/2015Core i3-6100H,2C+HD 530, HT, 10/2015

SoC: System on Chip

#### Desktops (2-chip designs, 100 Series chipset)

#### 35 W S-lines (LGA 1151)

Core i7-6700T4C+HD 530, HT, 10/2015Core i5-6600T/6500T/6400T, 4C+HD 530, HT, 10/2015Core i3-6300T/6100T,2C+HD 530, HT, 10/2015

#### 65 W S-lines (LGA 1151)

Core i7-6700, 4C+HD 530, HT, 10/2015 Core i5-6600/6500/6400 4C+HD 530, HT, 10/2015 Core i3-6320/6300/6100, 2C+HD 530, HT, 10/2015

#### 91 W S-lines, unlocked (LGA1151)

Core i7-6700K/6600K, 4C, HT, 8/2015

**HEDs** (2-chip designs, X299 PCH)

140 W X-line, unlocked (LGA2066) Core i7-7800X/7820X/7900X, 10C, HT, 6/2017

#### **Microservers**

#### 25 W v5-lines (LGA 1151)

Xeon E3-1240L v5, 4C, HT, 10/2015 Xeon E3-1235L v5, 4C+HD P530, HT, 10/2015

25 W v5-lines (BGA 1440)

Xeon E3-1505L v5, 4C+HD P530, HT, 10/2015

45 W v5-lines (LGA 1151)

Xeon E3-1260L v5, 4C, HT, 10/2015


#### 45 W v5-lines (BGA 1440)

Xeon E3-1505M/1535M v5, 4C+HD P530, HT, 10/2015 Xeon E3-1545M/1575M v5, 4C+HD P580, HT, 1/2016

#### 80 W v5-lines (LGA1151)

Xeon E3-12x0L v5, 4C, HT, 10/2015 Xeon E3-12x5L v5, 4C+HD P530, HT, 10/2015


#### Main enhancements and innovations of Intel's Skylake microarchitecture [200]



ISP: Image Signal Processor

This diagram shows a kind of "superset" of Skylake. Different versions will not include all of these parts, but these are all the different components that can be included.

The Skylake die [208]




# 6.2 Major enhancements of the Skylake line

- 6.2.1 More advanced microarchitecture of the cores
- 6.2.2 Enhanced graphics
- 6.2.3 Support of PCIe 3.0

Enhancement: Továbbfejlesztés

# 6.2 Major enhancements of the Skylake line6.2.1 More advanced microarchitecture of the cores [239]



#### Note


The Skylake core is basically a master superset (see above) core with two derivatives:

- the server core (supporting e.g. AVX-512) and
- the client core.

#### Key improvements of the microarchitecture of the cores

- 5-wide decoding (vs. 4 previously)
- larger buffer and register sizes (as detailed subsequently).

#### 5-wide decoding -1



Broadwell's frontend [241]

Skylake's frontend [240]

#### 5-wide decoding -2

With 5-wide decoding the front-end becomes also 5-wide, as shown below.




Figure: Decoding in Skylake's core [240]

#### 5-wide decoding -3

Front-end width in Intel's microarchitectures

- Up to the Pentium 4 (2000): 3-wide
- Beginning with the Core 2 (2006): 4-wide
- Beginning with the Skylake (2015): 5-wide

As illustration see the next Figures.

#### Remark

Also AMD's highly successful K7 Athlon microarchitecture (1999) had a front-end width of 3, subsequently, AMD switched only quite late to a 4-wide microarchitecture along with their K15 Bulldozer line (in 2011).

#### Figure: Block diagram of AMD's Athlon microarchitecture (1999) [4]






Figure: Block diagram of Intel's Pentium 4 microarchitecture 2000) [5]



#### Figure: Block diagram of Intel's Core 2 microarchitecture (2006) [3]




#### Larger buffer and register sizes

Instruction window (ROB), buffer and register sizes of subsequent generations of the Core 2 family [200]

	Sandy Bridge	Haswell	SkyLake
Out-of-order Window	168	192	224 🛧
In-flight Loads	64	72	72
In-flight Stores	36	42	56 🛧
Scheduler Entries	54	60	97 🛧
Integer Register File	160	168	180 👚
FP Register File	144	168	168
Allocation Queue	28/thread	56	64/thread 🛨

Out-of-order Window: Reorder Buffer (ROB)

#### **6.2.2 Enhanced graphics Performance increase of Intel's graphics over generations** [196]



# **Evolution of main features of Intel's graphics families**

Intel Core generation	Graphics generation	Models	Graphics Technology level	No. of graphics slices	No. of EUs	eDRAM	OpenGL version	DirectX version	OpenCL version
Westmere	5 <sup>th</sup> (Ironlake)	HD			12		2.1	10.1	n.a.
Sandy	6th	HD 2000	GT1	1 (2x3 EU)	6		3.1/3.3	10.1	n.a.
Bridge	0011	HD 3000	GT2	1 (4x3 EU)	12				
Ivy Bridge	7th	HD 2500	GT1	1 (6 EU)	6		4.0	11.0	1.2
ivy bridge 7th	7 (11	HD 4000	GT2	1 (2x8 EU)	16				
		HD 4200- HD 4700	GT2	1 (2x10 EU)	20				
Haswell	7.5th	HD 5000 Iris 5100	GT3	2	40		4.3	11.1	1.2
		Iris Pro 5200				128 MB			
		HD 5300- HD 5600	GT2	1 (3x8 EU)	23/24				
Broadwell	8th	HD 6000 Iris 6100	GT3	2	47/48		4.3	11.2	2.0
		Iris Pro 6200	GT3e	2	48	128 MB			
		HD 510	GT1	1 (3x4 EU)	12				
Skylake	9th -	HD 515	GT1.5	1 (3x6 EU)	18		4.4	12	2.0
		HD 520	GT2	1 (3x8 EU)	24				
		HD 530	GT2	1	24	64 MB		12	2.0
		HD 540	GT3e	2	48				
		HD 580	GT4e	3	72	64/128 MB			/


#### Main features of the Skylake line [190]

WCCFTech.com		Intel 14nm Tabla de configuración Skylake			
Variante	SKL-Y (BGA)	SKL-U (BGA)	SKL-H (BGA)	SKL-S (LGA)	
Cores Configuraciones	2	2/2	4/4	4/2/4	
Configuraciones gráficas	GT2	GT2/GT3e	GT2/ GT4e	GT2/GT2/GT4e	
eDRAM	-	64MB - GT3e	128MB - GT4e	64MB - GT4e	
Memoria	LPDDR3 1600Mhz	LPDDR3 1600Mhz	DDR4 2133MHz	DDR3L / DDR3L-RS 1600Mhz, 2133MHz DDR4	
TDP	4₩	15-28W	35-45W	35-95W	
	Tablets	Mobiles	High-perf.	Desktops	

mobiles

### 6.2.2 Enhanced graphics (4)


#### Skylake/Gen9 graphics architecture overview [196]



- 6<sup>th</sup> Generation Intel<sup>®</sup> Core<sup>™</sup> Processor Graphics on 14nm process
- Adds support of latest APIs
  - DirectX<sup>\*</sup> 12/11.3
  - OpenCL<sup>™</sup> 2.0
  - OpenGL\* 4.4
- Maintains similar uArch partitioning to Broadwell architecture
  - Unslice, slice, subslice, etc.


# 6.2.2 Enhanced graphics (5)

#### Gen9 graphics scalability -1 [196]



# 6.2.2 Enhanced graphics (6)


#### Gen9 graphics scalability -2 [196]



## 6.2.2 Enhanced graphics (7)

#### Gen9 graphics scalability -3 [196]

#### Scaling for GT 1.5 to reduce power




#### Gen9 graphics Codec support [196], [201]

Codecs	Decode	Encode					
JPEG	Yes	Yes					
MJPEG	Yes	Yes					
MPEG2	Yes	Yes	New in Gen9				
AVC	Yes	Yes	New Hardward				
MVC (Long GUID)	Yes	Yes	Accelerated				
HEVC 8 bit	Yes	Yes	*GPU Accelerated				
HEVC 10 bit Yes* No							
VC-1 Yes No							
VP8	Yes	Yes					
VP9	Yes*	No					

With the new hardware accelerated codec solution watching a movie or video conferencing can be done by highly efficient fixed-function circuits rather than by using more flexible, but more power hungry CPU and GPU cores [201]


#### Gen9 graphics display support [201]



- It supports 3 display pipes.
- WiDi is Intel's Wireless Display technology to transmit music, videos, movies, photos etc. from a WiDi compatible computer to a compatible HDTV.
  The initial version of WiDi supported only a low resolution of 720p, Skylake provides already HD quality with a resolution of 1080.
- Miracast is a WiDi standard of the Wi-Fi Alliance providing HD quality.

#### Note

- Skylake does not make use of the FIVR technology, as indicated in the Figure below.
- The reason for omitting FIVR in Skylake (and probably also is the subsequent Cannon Lake) is that it increases unduly the die temperature and limits overclocking.




Note that all cores share the same voltage and even the same frequency.

Figure: Voltage domains of Skylake [200]

#### 6.2.3 Support of PCIe 3.0

Example: Intel Core i7-6700K desktop processor platform [203]



\*

# **Performance features of the PCIe standards** [227]


PCI	Line	Transfer		Throughput p			
Express version	code	rate	×1	×4	×8	×16	Issued
1.0	8b/10b	2.5 GT/s	250 MB/s	1 GB/s	2 GB/s	4 GB/s	2003
2.0	8b/10b	5 GT/s	500 MB/s	2 GB/s	4 GB/s	8 GB/s	2007
3.0	128b/130b	8 GT/s	984.6 MB/s	3.94 GB/s	7.9 GB/s	15.8 GB/s	2010
4.0	128b/130b	16 GT/s	1969 MB/s	7.9 GB/s	15.8 GB/s	31.5 GB/s	2017
5.0	128b/130b	32 or 25 GT/s	3938 or 3077 MB/s	15.8 or 12.3 GB/s	31.5 or 24.6 GB/s	63.0 or 49.2 GB/s	2019 (expected)

# 6.3 Major innovations of the Skylake line

- 6.3.1 Integrated ISP (Image Signal Processing)
- 6.3.2 Memory Side Cache
- 6.3.3 Innovations in power management

## 6.3 Major innovations of the Skylake line

# 6.3.1 Integrated ISP (Image Signal Processing) [200]



# **Complete Imaging & Camera Solution**

- Full hardware and software integration
- Optimized module/sensor support:
  - Support up to 4 cameras (2 concurrent)
  - Up to 13MP sensors
- Premium quality imaging optimized system (ISP+ CPU + GPU + display)
- Partnerships with sensor ecosystem for TTM, reduced engineering costs, smaller form factors


### Integrated ISP for Greater Efficiency

- BOM reduction
- Reduced module footprint
  - Enables smaller and thinner form factors
- Power optimized
- Enables advanced imaging and camera features

CSI: Camera Serial Interface BOM: Bill of Material


#### 6.3.2 Memory Side Cache (MSC)

# The eDRAM cache of Broadwell [200]



Note: The L4 eDRAM cache operates as a victim cache to the L3 (LLC).

Memory Side Cache of the Skylake [200]




MS\$: Memory Side Cache CTL: Control

# Benefits of the Memory Side Cache (MSC) [200]

- It is fully coherent.
- Available for use by I/O devices and the Display engine as well.

- **6.3.3 Innovations in power management** 
  - 6.3.3.1 Speed Shift Technology
  - **6.3.3.2 Duty cycle control of the cores**

#### The legacy power management technology, called the DVFS (Dynamic Voltage and Frequency Scaling) -1



 On the other hand, when the workload demands a higher operating point than P1, the processor can take over the control over the power management by activating the turbo technology.

• Lower than Pn states are used only to manage critical conditions, like overheating the die.

#### The drawback of the SpeedStep technology

- The basic drawback is slow responsiveness, e.g. 30 ms responsiveness, needed until the OS recognizes the change of operating conditions (e.g. workload) and responds by resetting the operating point [201].
- This is unfavorable for low residency workloads, like quickly changing video recording.


#### **Principle of the Speed Shift Technology**

- The OS passes the control over power management to the processor, more precisely to the PCU (Power Control Unit) of the processor, along with hints about the user preference concerning power management (like max. performance, max. battery life etc.).
- The PCU performs the actual P-state control, called Speed Shift Technology (Intel) or or Autonomous Control (Intel) or Hardware Controlled Performance States (ACPI).
- The Autonomous control can cover all P-states or a subset of the P-states, as indicated in the next Figures.

# Passing power management control for all P-states to the CPU [198]



Passing power management control for a subset of P-states to the CPU [198]



# **Benefit of the Speed Shift Technology**

It reduces the responsiveness of the power management from 30 ms to about 1 ms [201].

# 6.3.3.2 Duty cycle control [198]

While running applications

- dynamic dissipation: ~ f<sup>3</sup>
- runtime: ~ 1/f
  - $\longrightarrow$  total energy consumption originating from the dynamic dissipation:  $\sim f^2$

with f denoting the clock frequency.

As the performance is proportional with f, the energy consumption arising from the dynamic dissipation is proportional to the square of the frequency f, as indicated below.




Figure: Dependence of energy consumption arising from the dynamic dissipation (designated as Compute energy in the Figure) on the performance (~ f)

On the other hand

the energy consumption originating from the static dissipation is proportional to the runtime.
The runtime is inversely proportional to the frequency (f).

Consequently, the energy consumption arising from the static dissipation is inversely proportional to the frequency (f) which is proportional to the performance, as indicated in the Figure below.




Figure: Dependence of energy consumption originating from the static dissipation and system power (designated as SoC and system energy in the Figure) on the performance ( $\sim$  f) [198] As a consequence, the total energy consumption originating from both the

- dynamic dissipation and
- static dissipation as well as system power consumption

has a minimum, as indicated in the Figure below.




Figure: Dependence of energy consumption originating from both the dynamic dissipation (designated as the Compute energy in the Figure) and the static dissipation and system power (designated as SoC and system energy in the Figure) on the performance

Obviously, the min. energy consumption point (Pe) is the most efficient working point of a core of the processor.

#### **Power management with taking into account the most efficient Pe working point** [198]

- Frequency will be lowered as far as possible until the Pe working point is reached.
- Pe will be calculated every ms based on the workload and system characteristics.
- There is no benefit when the system is clocked below the Pe point, as it would increase the energy consumption.
- Therefore, a so called EARtH algoritm overrides lower P requests and sets f according to Pe. The EARtH algorithm is activated only if it is possible to enter the package sleep state.




Figure: Power management with taking into account the most efficient Pe working point [198]

# Duty cycling [198]

- While managing power going below Pe would reduce energy consumption inefficiently due to the fixed power components.
- In this region turning the package on and off, called duty cycling, reduces power proportionally to run time, as shown in the Figure below, about 1000 times in a sec.





Figure: Principle of duty cycling used to reduce energy consumption in the region below Pe


• In the region below Pe duty cycling is a more effective technique to reduce power for low power demand than reducing frequency below Pe.

#### **Power saving measures in C1 to C6 idle states**



# 6.4 Skylake-based mobile and desktop lines

#### **Overview of the Skylake-based mobile and desktop series -1** [206]



#### **Overview of the Skylake-based mobile and desktop series -1** [202]

	2 in 1 Detachables, Tablets and Compute Stick		ooks, Portable AIO, nference Room		e Mobile bile Workstations	Desktop Performance to Value, AIO and Minis			
	Y-SERIES	U-SI	ERIES	H-SE	RIES	S-SERIES			
5 Dies 4 Packages	2+2 Platform I/O	2+2 Platform I/O	2+3 E Platform I/O	4+2 Intel" 100 Series	4+4 Intel® 100 Series	2+2 Intel" 100 Series	4+2 Intel <sup>®</sup> 100 Series		
Dies	2+2	2+2	2+3e	4+2	4+4e	2+2	4+2		
Package	BGA 1515	BGA	1356	BGA	1440	LGA 1151			
(mm)	20 x 16.5	42	x 24	42 )	< 28	37.5 x 37.5			
TDP (W)	4.5	15	15, 28	45		35, 65	35, 65, 91("K")		
Chipset	Integrated 6 <sup>th</sup>	Gen Intel® Core	" Platform I/O	Intel <sup>®</sup> 100 Series chipset (23mm x 23mm)					

BGA: Ball Grid Array (to be soldered)

LGA: Land Grid Array (to be socketed)

**Dies**: No. of cores and GT levels, e.g. 2+2 means: 2 cores +GT 2 graphics, etc.

# Key features of the Skylake-based mobile and desktop lines [190]

WCCFTech.com		Intel 14nm Tabla de configuración Skylake							
Variante	SKL-Y (BGA)	SKL-U (BGA)	SKL-H (BGA)	SKL-S (LGA)					
Cores Configuraciones	2	2/2	4/4	4/2/4					
Configuraciones gráficas	GT2	GT2/GT3e	GT2 / GT4e	GT2/GT2/GT4e					
eDRAM	-	64MB - GT3e	128MB - GT4e	64MB - GT4e					
Memoria	LPDDR3 1600Mhz	LPDDR3 1600Mhz	DDR4 2133MHz	DDR3L / DDR3L-RS 1600Mhz, 2133MHz DDR4					
TDP	4W	15-28W	35-45₩	35-95W					

Example 1: Main features of the models of the 4.5 W Skylake m mobile line [202]

# 6th Gen Intel® Core™ m Processor SKU Detail

		Base	Intel Turbo Boost Technology 2.0			Graphics LPDDR3 Base / /DDR3L	ě		CTDP					Intel Technologies							
Processor Number	Cores/ Threads		Max Single Max Dual Max Quad	Up/	Tj (deg) SDP		i sne i	Intel SIPP	Intel vPro	Intel TXT	Intel VT-d	Intel VT-x	AES-NI	1ku Pricing							
Intel <sup>®</sup> Co	re <sup>=</sup> m7 Pi	rocess	ors (Y-Proc	essor Line					uas					We u		W. 31	) — _ (	00 - 10-	14		
6Y75	2/4	1.2	3.1	2.9	N/A	Intel® HD graphics 515	300/1000	1866/ 1600	4MB	4.5W	7W/ 3.5W	100	зw	N/A	2016	•	~	~	~	~	\$393
Intel <sup>®</sup> Co	re" m5 P	rocess	ors (Y-Proc	essor Line	)									11 - A				u 41			
6Y57	2/4	1.1	2.8	2.4	N/A	Intel® HD graphics 515	300/900	1866/ 1600	4MB	4.5W	7W/ 3.5W	100	зw	#	2016	~	~		~	1	\$281
6Y54	2/4	1.1	2.7	2.4	N/A	Intel® HD graphics 515	300/900	1866/ 1600	4MB	4:5W	7W/ 3.5W	100	зw					1	~	¥	\$281
Intel <sup>®</sup> Cor	re'" m3 Pr	ocesso	ors (Y-Proce	essor Line)																	
6Y3O	2/4	0.9	2.2	2.0	N/A	Intel®HD graphics 515	300/850	1866/ 1600	4MB	4.5W	7W/ 3.8W	100	зw						¥	~	\$281
Intel* Per	Intel® Pentium® Processors (Y-Processor Line)																				
4405Y	2/4	1.5	N/A	N/A	N/A	Intel® HD Graphics	300/800	1866/ 1600	2МВ	6W	N/A/ 4.5W	100	N/A						4	V	TBD

#### Remark

- *cTDP down* when a cooler or more quiet mode of operation is desired, this mode specifies a lower TDP and lower guaranteed frequency versus the nominal mode.
- *cTDP up* when extra cooling is available, this mode specifies a higher TDP and higher guaranteed frequency versus the nominal mode.

#### Example 2: The unlocked Skylake S desktop line

## Main features of the unlocked Skylake S desktop line [202]

Brand Name and Processor Number <sup>1</sup>	Base Frequency (GHz)	Max Turbo Frequency (GHz)	Cores/ Threads	Cache	PCI Express* 3.0 Lanes	Memory Support	TDP	Socket (LGA)	Recommended Customer Pricing
Intel® Core™ i7-6700K	4.0	Up to 4.2	4/8	8MB	16	2 channels DDR4-2133 DDR3L-1600	91W	1151	\$350
Intel® Core™ i5-6600K	3.5	Up to 3.9	4/4	6MB	16	2 channels DDR4-2133 DDR3L-1600	91W	1151	\$243

Note that the 91 W unlocked Skylake S-line does not include integrated graphics, as most users of this high-end processor will attach discrete graphics cards.

Max. base frequency of Skylake models with different TDPs and configurations (Based on data from [202])

TDP (W)	No. of cores	Graphics	No. of graphics EUs	eDRAM	Base frequency (GHz)
4.5	2	HD 515	18		1.2
15	2	HD 540	48	64 MB	2.2
15	2	HD 520	24		2.6
28	2	HD 550	48	64 MB	3.3
35	4	HD 530	24		2.8
45	4	HD 530	24		2.9
65	4	HD 530	24		3.4
91	4				4.2

Note that low TDP can be achieved first of all by reducing the core frequency and limiting the computer resources (cores, GPU EUs) provided.

#### Example Skylake-S platform: Intel Core i7-6700K desktop processor platform [203]

