Institute of Cyber-p									
Name of the subject:		Code of the	Credits:	Weekly hours:					
		subject:	Credits:			lec	sem	lab	
Advanced Computer		NIXKA1EBNE	2	full-time		2	0	0	
Architectures I									
Responsible person f	or the subje	ct: Dr. Mehdi Taasso	li Taassori Classi			sification:			
Subject lecturer(s):									
Prerequisites:		Introduction to Computer Architectures NIESA1EBNE							
Way of the assessment:		Exam							
Course description									
Goal:	This class provides an approach to Advanced Computer Architecture. Learn how a								
	modern computer works and implement a principled design.								
Course description:	Fundamentals of quantitative design and analysis. Principles in processor design.								
	Parallelism and its exploitation. The focus is on fundamental techniques to improve								
	the performance in computer architecture.								

Lecture schedule						
Education week	Topic					
1.	Fundamentals of Quantitative Design and Analysis					
	 Introduction 					
	 Classes of Computers 					
	 Defining Computer Architecture 					
2.	Fundamentals of Quantitative Design and Analysis					
	 Trends in Technology 					
	 Trends in Power and Energy in Integrated Circuits 					
	 Quantitative Principles of Computer Design 					
3.	• Processor (Pipeline)					
	 An Overview of Pipelining 					
	 Pipelined Datapath and Control 					
	 Data Hazards: Forwarding versus Stalling 					
4.	• Processor (Pipeline)					
	o Control Hazards					
	 Exceptions 					
	o Parallelism via Instructions					
5.	Instruction-Level Parallelism and Its Exploitation					
	o Instruction-Level Parallelism: Concepts and Challenges					
	 Basic Compiler Techniques for Exposing ILP 					
	o Reducing Branch Costs With Advanced Branch Prediction					
6.	Instruction-Level Parallelism and Its Exploitation					
	 Overcoming Data Hazards With Dynamic Scheduling 					
	 Dynamic Scheduling: Examples and the Algorithm 					
	 Hardware-Based Speculation 					
	Exploiting ILP Using Multiple Issue and Static Scheduling					
7.	Instruction-Level Parallelism and Its Exploitation					
	 Exploiting ILP Using Dynamic Scheduling, Multiple Issue, and 					
	Speculation					
	Advanced Techniques for Instruction Delivery and Speculation					
	Multithreading: Exploiting Thread-Level Parallelism to Improve					
	Uniprocessor Throughput					
8.	Data-Level Parallelism in Vector, SIMD, and GPU Architectures					
	o Introduction					
	 Vector Architecture 					

9.	Data-Level Parallelism in Vector, SIMD, and GPU Architectures SIMD Instruction Set Entergines for Multimedia						
10.	SIMD Instruction Set Extensions for Multimedia Data Lavel Parallelism in Vector, SIMD, and CRIL Architectures.						
10.	Data-Level Parallelism in Vector, SIMD, and GPU Architectures Carolline Processing Units						
	 Graphics Processing Units Detecting and Enhancing Loop-Level Parallelism 						
11.	Detecting and Enhancing Loop-Level Parallelism Thread-Level Parallelism						
11.	Introduction						
12.	Centralized Shared-Memory Architectures Thread-Level Parallelism						
12.	Performance of Symmetric Shared-Memory Multiprocessors						
	 Distributed Shared-Memory and Directory-Based Coherence 						
13.	Thread-Level Parallelism						
15.	Synchronization: The Basics						
	 Models of Memory Consistency: An Introduction 						
14.	Warehouse-Scale Computers to Exploit Request-Level and Data-Level						
1	Parallelism						
Mid-term requirements							
Conditions for altain							
Conditions for obtain mid-term grade/signa							
mid-term grade/signa	A minimum of 51% must be achieved in each part to receive a signature.						
	Assessment schedule						
Education week	Торіс						
Method used to c	alculate the <i>mid-term grade</i> (to be filled out only for subjects with mid-term grades)						
	Type of the replacement						
Type of the replacem	ent of						
written test/mid-term							
grade/signature							
	Type of the exam (to be filled out only for subjects with exams)						
Written and multiple	choice exam						
	culation of the exam mark (to be filled only for subjects with exams)						
Homework	5%						
• Quiz	0 - 10%						
• Project	0 - 10%						
• Exam 75% - 95% • The submission of homowork and project by the designated deadline is mandatory for all students							
• The submission of homework and project by the designated deadline is mandatory for all students.							
 Attendance for quizzes, and the exam is mandatory. Conducting the quiz and delivering the project depends on the class schedule. 							
Conducting the quiz and derivering the project depends on the class schedule.							
Final grade calculat	ion methods:						
0-59 points - Fail							
60-69 points - Pass							
70-79 points – Satisfactory							
80-89 points - Good							
	11						
90-100 points – Exce	llent						

References				
Obligatory:	Hennessy, John L., and David A. Patterson. <i>Computer architecture: a quantitative approach</i> . Elsevier, Sixth edition.			
Recommended:	Hennessy, John L., and David A. Patterson. <i>Computer architecture: a quantitative approach</i> . Elsevier, Fifth edition.			
Other references:	Sorin, Daniel J., Mark D. Hill, and David A. Wood. A primer on memory consistency and cache coherence. <i>Synthesis lectures on computer architecture</i> (2011): 1-212.			