Institute of Cyber-physical Systems						
Name of the subject:	Code of the subject:	Credits:	Weekly hours:			
				lec	sem	lab
Advanced Computer Architectures I	NIXKA1EBNE	2	full-time	2	0	0
Responsible person for the subject: Dr. Mehdi Taassori			Classification:			
Subject lecturer(s):						
Prerequisites:	Introduction to Computer Architectures		NIESA1EBNE			
Way of the assessment:	Exam					

Course description	
Goal:	This course offers an in-depth approach to Advanced Computer Architecture, focusing on the principles of modern computer design and the application of key techniques for performance optimization.
Course description:	The course covers the fundamentals of quantitative design and analysis, processor design principles, and the exploitation of parallelism. The focus is on fundamental techniques to improve the performance in computer architecture.

Lecture schedule	
Education week	Topic
1.	• Fundamentals of Quantitative Design and Analysis o Introduction o Classes of Computers o Defining Computer Architecture
2.	• Fundamentals of Quantitative Design and Analysis o Trends in Technology o Trends in Power and Energy in Integrated Circuits o Quantitative Principles of Computer Design
3.	• Processor (Pipeline) o An Overview of Pipelining o Pipelined Datapath and Control o Data Hazards: Forwarding versus Stalling
4.	• Processor (Pipeline) o Control Hazards o Exceptions o Parallelism via Instructions
5.	• Instruction-Level Parallelism and Its Exploitation o Instruction-Level Parallelism: Concepts and Challenges o Basic Compiler Techniques for Exposing ILP o Reducing Branch Costs With Advanced Branch Prediction
6.	• Instruction-Level Parallelism and Its Exploitation o Overcoming Data Hazards With Dynamic Scheduling o Dynamic Scheduling: Examples and the Algorithm o Hardware-Based Speculation o Exploiting ILP Using Multiple Issue and Static Scheduling
7.	• Instruction-Level Parallelism and Its Exploitation o Exploiting ILP Using Dynamic Scheduling, Multiple Issue, and Speculation o Advanced Techniques for Instruction Delivery and Speculation o Multithreading: Exploiting Thread-Level Parallelism to Improve Uniprocessor Throughput
8.	• Data-Level Parallelism in Vector, SIMD, and GPU Architectures o Introduction

	○ Vector Architecture
9.	• Data-Level Parallelism in Vector, SIMD, and GPU Architectures ○ SIMD Instruction Set Extensions for Multimedia
10.	• Data-Level Parallelism in Vector, SIMD, and GPU Architectures ○ Graphics Processing Units ○ Detecting and Enhancing Loop-Level Parallelism
11.	• Thread-Level Parallelism ○ Introduction ○ Centralized Shared-Memory Architectures
12.	• Thread-Level Parallelism ○ Performance of Symmetric Shared-Memory Multiprocessors ○ Distributed Shared-Memory and Directory-Based Coherence
13.	• Thread-Level Parallelism ○ Synchronization: The Basics ○ Models of Memory Consistency: An Introduction
14.	• Warehouse-Scale Computers to Exploit Request-Level and Data-Level Parallelism

Mid-term requirements	
Conditions for obtaining a mid-term grade/signature	Quizzes, Homeworks, Project A minimum of 51% must be achieved in Quizzes, and Homeworks to receive a signature.

Type of the replacement	
Type of the replacement of written test/mid-term grade/signature	The signature retake exam is exclusively available to students whose average quiz grade is less than 51%.

Type of the exam (to be filled out only for subjects with exams)

Written and multiple-choice exam

Calculation of the exam mark (to be filled only for subjects with exams)

- Homework 10-15%
- Quiz 0 - 15%
- Project 0 - 10%
- Exam 60 - 90%
- The submission of homework and project by the designated deadline is mandatory for all students.
- Attendance for quizzes, and the exam is mandatory.
- Conducting the quiz and delivering the project depends on the class schedule.
- A minimum of 51% must be achieved in each exam to pass.

Final grade calculation methods:

0-59 points - Fail
60-69 points - Pass
70-79 points – Satisfactory
80-89 points - Good
90-100 points – Excellent

References

Obligatory:	Hennessy, John L., and David A. Patterson. *Computer architecture: a quantitative approach*. Elsevier, Sixth edition.

Recommended:	Hennessy, John L., and David A. Patterson. *Computer architecture: a quantitative approach*. Elsevier, Fifth edition.
Other references:	Sorin, Daniel J., Mark D. Hill, and David A. Wood. A primer on memory consistency and cache coherence. *Synthesis lectures on computer architecture* (2011): 1-212.