

Institute of Cyber-Physical Systems						
Name of the subject:	Code of the subject:	Credits:	Weekly hours:			
				lec	sem	lab
Digital Systems	NKXDR1EBNF	4	full-time	2	0	2
Responsible person for the subject: Dr. Mehdi Taassori			Classification:			
Subject lecturer(s):						
Prerequisites:						
Way of the assessment:		Mid-term mark				
Course description						
Goal:	The goal of a course is to provide students with a thorough understanding of digital logic design. The course aims to teach the foundational principles and techniques for designing, analyzing, and implementing digital systems.					
Course description:	This course covers topics such as Boolean algebra, combinational and sequential logic circuits, and the principles behind designing and analyzing digital systems. Students will learn about logic gates, flip-flops, registers, counters, and memory elements.					

Lecture schedule	
Education week	Topic
1.	Introduction, Digital Representation of Information, Number System
2.	Conversion, Fixed Point Numbers, Conversion of Fixed Point Numbers
3.	Binary Arithmetic: Addition of Unsigned Numbers, Subtraction, Signed and Magnitude Numbers, 2's Complement Addition, 2's Complement Subtraction
4.	Binary Arithmetic: Arithmetic Overflow, Binary Multiplication, Binary Coded Decimal, ASCII Character Code, Unicode o ASCII Parity Bit, Gray Codes
5.	Boolean Algebra: Logical Operations, Logic Gates, Boolean Expressions and Truth Tables, Combinational Logic Circuits, Analysis of a Combinational Logic Network, Complementing Boolean Expressions, Complementing Logic Gates
6.	Boolean Algebra: Optimization of Combinational Circuits, Sum of Products, Product of Sums, Minterms o Maxterms, Canonical SOP, Canonical POS, Canonical forms conversion
7.	Karnaugh Map: Two, Three, Four and Five Variable Karnaugh Maps, Literal, Implicant, Prime Implicant, Essential Prime Implicant, Minimization Procedure, Determination of Minimum Expressions Using Essential Prime Implicants, Incompletely Specified Functions
8.	Decoder and Encoder: Binary Decoder, Implementing Combinational Circuit Using Decoder, Design 4 to 16 Decoder using 3 to 8, 7-Segment Decoder, Encoder, Priority Encoder
9.	Multiplexer and Demultiplexer: Multiplexers, Quad Multiplexer, Implementation by MUX, Demultiplexer
10.	Combinational Logic Circuits: Half Adder, Full Adder, Ripple Carry Adder, Subtractor, Multiplier
11.	Latch, Flip Flop: D Flip Flop, Comparison of level sensitive & edge triggered D storage elements, Master-Slave FF configuration using SR latches, Master Slave JK Flip-Flop, JK Flip Flop, T Flip Flop, Flip-Flops with Additional Inputs, Asynchronous Clear-Pre-set, Synchronous Clear
12.	Analysis of Sequential Circuit: Synchronous vs. Asynchronous, Synchronous Circuits, Sequential Circuits, State Table, State Diagram, Timing Chart, State Table with Multiple Inputs & Outputs, State Diagram with Multiple Inputs & Outputs
13.	Theoretical Exam – Lab Exam
14.	Retake Theoretical Exam – Retake Lab Exam

<b>Mid-term requirements</b>	
Conditions for obtaining a mid-term grade/signature	Written exam, Lab exam
<b>Assessment schedule</b>	
Education week	Topic
13	Theoretical Exam – Lab Exam
14	Retake Theoretical Exam – Retake Lab Exam
<b>Method used to calculate the <i>mid-term grade</i> (to be filled out only for subjects with mid-term grades)</b>	
<ul style="list-style-type: none"> <li>• Lab                    25%</li> <li>• Exam                 75%</li> </ul>	
<b>Type of the replacement</b>	
Type of the replacement of written test/mid-term grade/signature	Retake exam: once in the first 10 working days of the examination period.
<b>Type of the exam (to be filled out only for subjects with exams)</b>	
Written exam	
<b>Calculation of the exam mark (to be filled only for subjects with exams)</b>	
<ul style="list-style-type: none"> <li>• Lab                    25%</li> <li>• Exam                 75%</li> <li>• Note that each session of the lab is graded, and attendance will be part of your lab grade.</li> <li>• Attendance for lab sessions, lab exam, and the exam is mandatory.</li> <li>• Students who fail to attend lab sessions and exceed the allowed absence limit will be banned from the course.</li> <li>• A minimum of 51% must be achieved in each exam to pass.</li> </ul>	
<b>Final grade calculation methods:</b>	
0-50 points - Fail 51-69 points - Pass 70-79 points – Satisfactory 80-89 points - Good 90-100 points - Excellent	
<b>References</b>	
Obligatory:	Stephen Brown, and Zvonko Vranesic. Fundamentals of Digital Logic with Verilog Design. Third Edition. New York: McGraw-Hill, 2014.
Recommended:	Charles H. Roth Jr., and Larry L. Kinney, Fundamentals of Logic Design. Seventh Edition, Cengage Learning, 2020.
Other references:	